Efficient and retargetable SIMD translation in a dynamic binary translator
Sheng‐Yu Fu, Ding‐Yong Hong, Yu‐Ping Liu, Jan‐Jan Wu, Wei‐Chung Hsu

Journal

Venue

Software: Practice and Experience 2018

Abstract

The single‐instruction multiple‐data (SIMD) computing capability of modern processors is continually improved to deliver ever better performance and power efficiency. For example, Intel has increased SIMD register lengths from 128 bits in streaming SIMD extension to 512 bits in AVX‐512. The ARM scalable vector extension supports SIMD register length up to 2048 bits and includes predicated instructions. However, SIMD instruction translation in dynamic binary translation has not received similar attention. For example, the widely used QEMU emulates guest SIMD instructions with a sequence of scalar instructions, even when the host machines have relevant SIMD instructions. This leaves significant potential for performance enhancement. We propose a newly designed SIMD translation framework for dynamic binary translation, which takes advantage of the host's SIMD capabilities. The proposed framework has been built in HQEMU, an enhanced QEMU with a separate thread for applying LLVM optimizations. The current prototype supports ARMv7, ARMv8, and IA32 guests on the X86‐64 AVX‐2 host. Compared with the scalar‐translation version HQEMU, our framework runs up to 1.84 times faster on Standard Performance Evaluation Corporation 2006 CFP benchmarks and up to 6.81 times faster on selected real applications.

Author Links

1. 傅勝余
PhD student
3. 劉聿平
Master student
5. 徐慰中
Advisor

External Links

Digital Library
Find with DOI
Google Scholar
Search on Google Scholar

Cite This Paper

Sheng‐Yu Fu, Ding‐Yong Hong, Yu‐Ping Liu, Jan‐Jan Wu, Wei‐Chung Hsu:
Efficient and retargetable SIMD translation in a dynamic binary translator Software: Practice and Experience 2018

台北市大安區羅斯福路四段1號 德田館404室
02-33664888 ext. 404